




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : H03K 19/0175		A1	(11) International Publication Number: WO 99/10982
			(43) International Publication Date: 4 March 1999 (04.03.99)
(21) International Application Number: PCT/US98/17942		(81) Designated States: CA, JP, KR, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).	
(22) International Filing Date: 27 August 1998 (27.08.98)			
(30) Priority Data: 60/057,400 29 August 1997 (29.08.97) US 60/073,353 2 February 1998 (02.02.98) US		Published With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.	
(71) Applicant: RAMBUS INCORPORATED [US/US]; 2465 Latham Street, Mountain View, CA 94040 (US).			
(72) Inventors: GARRETT, Billy, Wayne, Jr.; 928 Wright Avenue #405, Mountain View, CA 94043 (US). DILLON, John, B.; 177 Monroe Drive, Palo Alto, CA 94036 (US). CHING, Michael, Tak-Kei; 1283 Vicente Drive #209, Sunnyvale, CA 94086 (US). STONECYPHER, William, F.; 1574 Willowbrook Drive, San Jose, CA 95118 (US). CHAN, Andy, Peng-Pui; 2968 Tantalum Court, San Jose, CA 95132 (US). GRIFFIN, Matthew, M.; 360 Apricot Lane, Mountain View, CA 94043 (US).			
(74) Agents: GALLIANI, William, S. et al.; Flehr Hohbach Test Albritton & Herbert LLP, Suite 3400, 4 Embarcadero Center, San Francisco, CA 94111-4187 (US).			

(54) Title: CURRENT CONTROL TECHNIQUE



(57) Abstract

An output driver circuit and current control technique to facilitate high-speed buses with low noise is used to interface with high-speed dynamic RAMs (DRAMs). The architecture includes the following components: an input isolation block (120), an analog voltage divider (104), an input comparator (125), a sampling latch (130), a current control counter (115), and a bitwise output driver (output driver A 107 and output driver B 111).

BEST AVAILABLE COPY